http://www.arm.com/files/pdf/AT-Exploring_the_Design_of_the_Cortex-A15.pdf
Target frequencies are 1.5GHz in low power 32/28nm processes and 2.5GHz in high performance 32/28nm processes. A quad core block diagram is shown in the document.
New power saving features.
New instruction extensions including FMAC @ 4 per clock
Massive per core performance increases and lower power usage per task at target frequency (maximum power seems to have gone up significantly, about 2x higher than a 45nm A8):
A9 is not shown, so it looks like A15 is an improvement, but not a gigantic leap over A9.
Several of the new features seem aimed at server functionality:
40-bit/1TB physical memory addressing (in 64-bit mode I guess, one slide lists 4GB max for 32-bit)
modern virtualization and protection features
ECC L1 & L2 caches
See the document for details of new features that improve performance. The A15 is basically a 3-way OOO execution processor with 8 execution units. That's more complex than either Atom (2-way in-order) or Bobcat (2-way out of order).
Target frequencies are 1.5GHz in low power 32/28nm processes and 2.5GHz in high performance 32/28nm processes. A quad core block diagram is shown in the document.
New power saving features.
New instruction extensions including FMAC @ 4 per clock
Massive per core performance increases and lower power usage per task at target frequency (maximum power seems to have gone up significantly, about 2x higher than a 45nm A8):
A9 is not shown, so it looks like A15 is an improvement, but not a gigantic leap over A9.
Several of the new features seem aimed at server functionality:
40-bit/1TB physical memory addressing (in 64-bit mode I guess, one slide lists 4GB max for 32-bit)
modern virtualization and protection features
ECC L1 & L2 caches
See the document for details of new features that improve performance. The A15 is basically a 3-way OOO execution processor with 8 execution units. That's more complex than either Atom (2-way in-order) or Bobcat (2-way out of order).
Last edited: